Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan compression architecture for highly compressed designs and associated methods

Scan compression architecture for highly compressed designs and associated methods

US Patent 9606180 · Granted Mar 28, 2017

Estimated economic value: $8,186,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan compression architecture for highly compressed designs and associated metho2019
Scan compression architecture for highly compressed designs and associated metho2019
Synchronous on-chip clock controllers2016
Synchronous on-chip clock controllers2016
Monitoring on-chip clock control during integrated circuit testing2016
Monitoring on-chip clock control during integrated circuit testing2016
Integrated circuit with reduced power consumption in a test mode, and related me2014
Integrated circuit with reduced power consumption in a test mode, and related me2014
Sequential on-chip clock controller with dynamic bypass for multi-clock domain t2014
Sequential on-chip clock controller with dynamic bypass for multi-clock domain t2014
Testing of multi-clock domains2013
Method and apparatus for testing of a memory with redundancy elements2013