Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delaying lanes in order to align all lanes crossing between two clock domains

Delaying lanes in order to align all lanes crossing between two clock domains

US Patent 7346795 · Granted Mar 18, 2008

Estimated economic value: $17,443,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuitry and methods for direct memory access instruction set architecture supp2024
Electrical and optical interfaces at different heights along an edge of a packag2024
Training pattern for a biased clock recovery tracking loop2012
Non-integer word size translation through rotation of different buffer alignment2010
Dual clock domain deskew circuit2010
Dual clock domain deskew circuit2010
Dual clock domain deskew circuit2010
Training pattern based de-skew mechanism and frame alignment2009
Training pattern based de-skew mechanism and frame alignment2009
Training pattern based de-skew mechanism and frame alignment2009
Various methods and apparatuses for lane to lane deskewing2008
Training pattern for a biased clock recovery tracking loop2008