Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for exposing solder bumps on an underfill coated semiconductor

Process for exposing solder bumps on an underfill coated semiconductor

US Patent 7338842 · Granted Mar 4, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Die singulation and stacked device structures2021
Stacked silicon package assembly having enhanced stiffener2020
Interconnect frames for SIP modules2020
Vertical module and perpendicular pin array interconnect for stacked circuit boa2020
Temporary connection traces for wafer sort testing2019
Multi-die wafer-level test and assembly without comprehensive individual die sin2018
Method and apparatus for testing interposer dies prior to assembly2018
Heterogeneous integration of integrated circuit device and companion device2018
Interposer-less stack die interconnect2017
Stacked silicon package assembly having enhanced lid adhesion2016
Method for providing charge protection to one or more dies during formation of a2016
Integrated circuit package testing2016