Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of integrated circuit device I/O bus timing

Optimization of integrated circuit device I/O bus timing

US Patent 7334148 · Granted Feb 19, 2008

Estimated economic value: $15,849,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing a communication bus within multiple layers of a printed circuit board2025
Velocity tomography using time lags of wave equation migration2024
On-die virtual probes (ODVP) for integrated circuitries2022
Printed circuit board (PCB) modular design2020
Q-compensated full wavefield inversion2019
Velocity tomography using property scans2018
LDO life extension circuitry2017
Methods for cultivating cells, propagating and purifying viruses2015
MDCK cell lines supporting viral growth to high titers and bioreactor process us2014
Method of purifying influenza virus and removing MDCK cell DNA contaminants2013
Methods for cultivating cells, propagating and purifying viruses2012
Nibble de-skew method, apparatus, and system2011