Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing closure for system on a chip using voltage drop based standard delay formats

Timing closure for system on a chip using voltage drop based standard delay formats

US Patent 7324914 · Granted Jan 29, 2008

Estimated economic value: $10,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aperiodic clock generation with spur suppression2019
Determining test conditions for at-speed transition delay fault tests on semicon2018
Multicode transmitter2018
Fluid dispensing device including a valve assembly fluidically coupled to a firs2017
Automatable scan partitioning for low power using external control2015
Coded aperture scanning2015
Method and system for pricing software service requests2014
Decoder providing separate clock and enable for scan path segments2014
Decode logic driving segmented scan cells with clocks and enables2013
Multicode aperture transmitter/receiver2013
Divided scan path segments maintaining test pattern of stimulus/response connect2012
Automatable scan partitioning for low power using external control2011