Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections

System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections

US Patent 7318214 · Granted Jan 8, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for modifying a data set of a photomask2016
Method of single-handed software operation of large form factor mobile electroni2014
System and method for modifying a data set of a photomask2013
Apparatus and method for photomask design2010
Apparatus and method for photomask design2010
Method for verifying and choosing lithography model2009
Apparatus and method for breaking up and merging polygons2009
Calibration on wafer sweet spots2008
Calibration on wafer sweet spots2008
Calibration on wafer sweet spots2008
Method and system for reticle-wide hierarchy management for representational and2008
Method for real time monitoring and verifying optical proximity correction model2008