Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low profile, chip-scale package and method of fabrication

Low profile, chip-scale package and method of fabrication

US Patent 7309648 · Granted Dec 18, 2007

Estimated economic value: $26,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus for thermal control of semiconductor chip assembly and underfill2013
Thermal method to control underfill flow in semiconductor devices2012
Structure and method of high performance two layer ball grid array substrate2010
Grooved substrates for uniform underfilling solder ball assembled electronic dev2009
Low profile, chip-scale package and method of fabrication2006
Low profile, chip-scale package and method of fabrication2006
Low profile, chip-scale package and method of fabrication2006
Grooved substrates for uniform underfilling solder ball assembled electronic dev2006
Structure and method of high performance two layer ball grid array substrate2006
Heatsink-substrate-spacer structure for an integrated-circuit package2005
Structure and method of high performance two layer ball grid array substrate2004
Method of fabricating flip chip IC packages with heat spreaders in strip format2002