Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit in a maximum input/output configuration

Integrated circuit in a maximum input/output configuration

US Patent 7305594 · Granted Dec 4, 2007

Estimated economic value: $384,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuous self-calibration of internal analog signals2010
Implementation of a fusing scheme to allow internal voltage trimming2009
Differential chip performance within a multi-chip package2009
System and method for testing one or more dies on a semiconductor wafer2008
System and method for testing one or more dies on a semiconductor wafer2008
Test circuitry wafer2008
Implementation of a fusing scheme to allow internal voltage trimming2007
System and method for testing one or more dies on a semiconductor wafer2007
System and method for testing one or more dies on a semiconductor wafer2007
Continuous self-calibration of internal analog signals2007
System and method for testing one or more dies on a semiconductor wafer2006
System and method for testing one or more dies on a semiconductor wafer2006