Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and structure for defect monitoring of semiconductor devices using power bus wiring grids

US Patent 7285860 · Granted Oct 23, 2007

Estimated economic value: $7,617,000

Assignee

Inventors

View full patent text on Google Patents →