{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Techniques for grouping circuit elements into logic blocks", "item": "https://www.patentleaderboard.com/patent/7275228"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for grouping circuit elements into logic blocks

Techniques for grouping circuit elements into logic blocks

US Patent 7275228 · Granted Sep 25, 2007

Estimated economic value: $7,011,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing parallel routing using a multi-threaded rout2023
Method and apparatus for performing fast incremental physical design optimizatio2021
Characterization of power delivery network in field programmable gate arrays or 2021
Method and apparatus for performing parallel routing using a multi-threaded rout2020
Method and apparatus for performing fast incremental physical design optimizatio2020
Method and apparatus for deriving signal activities for power analysis and optim2019
Method and apparatus for placing and routing partial reconfiguration modules2019
Method and apparatus for performing parallel routing using a multi-threaded rout2018
Method and apparatus for performing efficient incremental compilation2018
Implementing integrated circuit designs using depopulation and repopulation oper2017
Method and apparatus for implementing soft constraints in tools used for designi2017
Structures for LUT-based arithmetic in PLDs2017