{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of performing latch up check on an integrated circuit design", "item": "https://www.patentleaderboard.com/patent/7275226"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of performing latch up check on an integrated circuit design

Method of performing latch up check on an integrated circuit design

US Patent 7275226 · Granted Sep 25, 2007

Estimated economic value: $7,894,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Validating variation of timing constraint measurements2017
Validating variation of timing constraint measurements2017
Dynamically determining number of simulations required for characterizing intra-2016
System and method to improve chip yield, reliability and performance2014
System and method to improve chip yield, reliability and performance2012
Intersect area based ground rule for semiconductor design2011
Automatic verification of adequate conductive return-current paths2011
Determining allowance antenna area as function of total gate insulator area for 2010
Physical design characterization system2009
System and method to improve chip yield, reliability and performance2007
Method of assessing potential for charging damage in SOI designs and structures 2006
Cloned and original circuit shape merging2006