Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array with pseudo single bit memory cell and method

Memory array with pseudo single bit memory cell and method

US Patent 7272041 · Granted Sep 18, 2007

Estimated economic value: $14,997,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory cell sensing circuit with adjusted bias from pre-boost operation2025
Memory cell sensing circuit with adjusted bias from pre-boost operation2025
Efficient bitline stabilization for program inhibit in NAND arrays2025
Split block array for 3D NAND memory2025
Independent multi-page read operation enhancement technology2025
Grouped global wordline driver with shared bias scheme2025
Staggered active bitline sensing2025
Memory tile access and selection patterns2021
Memory access control2020
Memory sense amplifiers and memory verification methods2020
Memory tile access and selection patterns2019
Memory sense amplifiers and memory verification methods2018