Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing a device under test by sampling its clock and data signal

Testing a device under test by sampling its clock and data signal

US Patent 7260493 · Granted Aug 21, 2007

Estimated economic value: $17,177,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test equipment, method for operating a test equipment and computer program2020
Automated test equipment for testing a device under test and method for testing 2019
Removal of sampling clock jitter induced in an output signal of an analog-to-dig2018
Apparatus and method for source synchronous testing of signal converters2016
Signal distribution structure and method for distributing a signal2015
Chip tester, method for providing timing information, test fixture set, apparatu2012
Parameterized signal conditioning2008
Source synchronous sampling2008
Polynomial fit for jitter separation2006
Filter for injecting data dependent jitter and level noise2005