Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Chip tester, method for providing timing information, test fixture set, apparatus for post-processing propagation delay information, method for post-processing delay information, chip test set up and method for testing devices under test

US Patent 8326565 · Granted Dec 4, 2012

Estimated economic value: $50,000

Assignee

Inventors

View full patent text on Google Patents →