Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer

Methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer

US Patent 7239152 · Granted Jul 3, 2007

Estimated economic value: $2,855,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Refresh circuitry2022
Refresh circuitry2019
Refresh circuitry2017
Method and apparatus for providing symmetrical output data for a double data rat2013
Circuit and method for controlling a clock synchronizing circuit for low power r2013
Communications system and method with A/D converter2011
Circuit and method for controlling a clock synchronizing circuit for low power r2011
Method and apparatus for output data synchronization with system clock in DDR2011
Method and apparatus for providing symmetrical output data for a double data rat2011
Circuit and method for reducing power in a memory device during standby modes2010
CMOS amplifiers with frequency compensating capacitors2010
Time delay oscillator for integrated circuits2009