Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction fetching system in a multithreaded processor utilizing cache miss predictions to fetch instructions from multiple hardware streams

Instruction fetching system in a multithreaded processor utilizing cache miss predictions to fetch instructions from multiple hardware streams

US Patent 7237093 · Granted Jun 26, 2007

Estimated economic value: $995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic communication network control2025
Queueing system with head-of-line block avoidance2023
Intelligent adaptive transport layer to enhance performance using multiple chann2020
Communication between nodes in spontaneous area networks2019
Systems and methods for creating, managing and communicating users and applicati2017
Method for storing and retrieving packets in high bandwidth and low latency pack2017
Apparatus and method for time stamping packets across several nodes in a network2016
Apparatus and method for optimizing the number of accesses to page-reference cou2016
Apparatus and method for accelerated page link list processing in a packet proce2016
Apparatus and method for packet memory datapath processing in high bandwidth pac2016
Systems and methods for creating, managing and communicating users and applicati2015
Apparatus and method for accelerated page link list processing in a packet proce2015