Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming connection and anti-fuse in layered substrate such as SOI

Method of forming connection and anti-fuse in layered substrate such as SOI

US Patent 7226816 · Granted Jun 5, 2007

Estimated economic value: $10,476,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional (3D) memories with multiple resistive change elements per cell2024
Thin single-crystal silicon solar cells mounted to a structural support member a2024
Three dimensional (3D) memories with multiple resistive change elements per cell2023
Electrostatic discharge protection devices using carbon-based diodes2022
Nonvolatile nanotube switch elements using sidewall contacts2021
Multiple chip bridge connector2021
Methods for accessing 1-R resistive change element arrays2021
Methods for programing DDR compatible open architecture resistive change element2021
Nonvolatile nanotube switches with reduced switching voltages and currents2021
Nonvolatile nanotube memory arrays using nonvolatile nanotube blocks and cell se2020
Porous silicon relaxation medium for dislocation free CMOS devices2020
Resistive change element arrays using a reference line2020