Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for suppression of edge current in semiconductor devices

Technique for suppression of edge current in semiconductor devices

US Patent 7217953 · Granted May 15, 2007

Estimated economic value: $883,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Capacitive bypass2011
Capacitive bypass2009
Fabrication of low leakage-current backside illuminated photodiodes2008
Fabrication of low leakage-current backside illuminated photodiodes2007
Fabrication of low leakage-current backside illuminated photodiodes2007
Charge pump power supply with noise control2006
Technique for suppression of edge current in semiconductor devices2004
Fabrication of low leakage-current backside illuminated photodiodes2004
Technique for suppression of edge current in semiconductor devices2004
Fabrication of low leakage-current backside illuminated photodiodes2003
Insulator/metal bonding island for active-area silver epoxy bonding2003
Indirect back surface contact to semiconductor devices2003