Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Triple redundant latch design with low delay time

Triple redundant latch design with low delay time

US Patent 7215581 · Granted May 8, 2007

Estimated economic value: $31,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radiation induced error detection in solid-state devices2025
Radiation hardened flip-flop circuit for mitigating single event transients2023
Direct measurement test structures for measuring static random access memory sta2021
Complementary self-limiting logic2020
Self-optimizing circuits for mitigating total ionizing dose effects, temperature2020
Filtered radiation hardened flip flop with reduced power consumption2015
Interleaved transient filter2014
Method and apparatus for reducing radiation and cross-talk induced data errors2012
Method and apparatus for reducing radiation and cross-talk induced data errors2011
High reliability triple redundant latch with voting logic on each storage node2007
High reliability triple redundant latch with voting logic on each storage node2007
High reliability triple redundant latch with voting logic on each storage node2007