Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for producing high-speed vertical npn bipolar transistors and complementary MOS transistors on a chip

Method for producing high-speed vertical npn bipolar transistors and complementary MOS transistors on a chip

US Patent 7205188 · Granted Apr 17, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Approaches to drilling fluid volume management2025
High-speed germanium PIN photodiode2017
Germainium pin photodiode for integration into a CMOS or BICMOS technology2017
Method for fabricating a bipolar transistor having self-aligned emitter contact2016
Bipolar transistor having self-adjusted emitter contact2015
Selective growth of polycrystalline silicon-containing semiconductor material on2013
Complementary bipolar semiconductor device2011
Complementary bipolar semiconductor device2011
Vertical bipolar transistor2011
Bipolar transistor with raised base connection region and process for the produc2010
Layers in substrate wafers2009
Layers in substrate wafers2009