Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient implementation of a read scheme for multi-threaded register file

Efficient implementation of a read scheme for multi-threaded register file

US Patent 7203100 · Granted Apr 10, 2007

Estimated economic value: $12,565,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and forming method thereof2025
Memory sharing across distributed nodes2019
Secure virtual access for real-time embedded devices2019
Reconfigurable hardware structures for functional pipelining of on-chip special 2018
Inter-processor bus link and switch chip failure recovery2018
Cache probe request to optimize I/O directed caching2017
Secure virtual access for real-time embedded devices2017
Dynamic flow control using credit sharing2017
Hardware for performing a database operation2017
Semi-join acceleration2016
Reconfigurable hardware structures for functional pipelining of on-chip special 2016
Hardware message queues for intra-cluster communication2015