Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual match line architecture for content addressable memories and other data structures

Dual match line architecture for content addressable memories and other data structures

US Patent 7200019 · Granted Apr 3, 2007

Estimated economic value: $8,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock-free serialization of asynchronous signals2025
Performing multiple bit computation and convolution in memory2025
Memory bit cell for in-memory computation2025
Power loss reduction in data storage arrays2025
Performing multiple bit computation and convolution in memory2024
Hybrid pulse/two-stage data latch2024
Power down detection for non-destructive isolation signal generation2023
Flip-flop circuit with glitch protection2022
Low voltage clock swing tolerant sequential circuits for dynamic power savings2022
Hybrid pulse/two-stage data latch2022
Semi dynamic flop and single stage pulse flop with shadow latch and transparency2022
Level-shifting transparent window sense amplifier2021