Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address isolation for user-defined configuration memory in programmable devices

Address isolation for user-defined configuration memory in programmable devices

US Patent 7196963 · Granted Mar 27, 2007

Estimated economic value: $3,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed front-end FIFO for source-synchronous interfaces with non-continuous2010
Programmable logic device with multiple slice types2010
Dual-slice architectures for programmable logic devices2010
Programmable interconnect for reconfigurable system-on-chip2010
Hysteresis-based processing for applications such as signal bias monitors2009
Area efficient routing architectures for programmable logic devices2009
Logic block control architectures for programmable logic devices2009
Distributed front-end FIFO for source-synchronized interfaces with non-continuou2009
Efficient configuration of daisy-chained programmable logic devices2009
Dynamic over-voltage protection scheme for interface circuitry2009
Low static current drain logic circuit2008
Low static current drain logic circuit2008