Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low static current drain logic circuit

Low static current drain logic circuit

US Patent 7429875 · Granted Sep 30, 2008

Estimated economic value: $1,204,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed front-end FIFO for source-synchronous interfaces with non-continuous2010
Programmable interconnect for reconfigurable system-on-chip2010
Hysteresis-based processing for applications such as signal bias monitors2009
Distributed front-end FIFO for source-synchronized interfaces with non-continuou2009
Efficient configuration of daisy-chained programmable logic devices2009
Dynamic over-voltage protection scheme for interface circuitry2009
Bitline twisting scheme for multiport memory2008
Bitline twisting scheme for multiport memory2008
Clock reset address decoder for block memory2007
Output clock phase-alignment circuit2007
Pseudo-dynamic word-line driver2007
Dynamic over-voltage protection scheme for integrated-circuit devices2007