Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current mode logic buffer

Current mode logic buffer

US Patent 7196551 · Granted Mar 27, 2007

Estimated economic value: $3,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receiver circuit with automatic DC offset cancellation in display port applicati2025
Methods and systems for controlling frequency and phase variations for PLL refer2024
Methods and systems for controlling frequency variation for a PLL reference cloc2024
On die jitter tolerance test2015
Active auxiliary channel buffering2015
On die jitter tolerance test2014
On die low power high accuracy reference clock generation2013
DisplayPort auxiliary channel active buffer with auxiliary channel/display data 2012
Symmetrical CML logic gate system2004
Low voltage, high speed CMOS CML latch and MUX devices2003
High speed data sampling with reduced metastability2002