Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low voltage, high speed CMOS CML latch and MUX devices

Low voltage, high speed CMOS CML latch and MUX devices

US Patent 6614291 · Granted Sep 2, 2003

Estimated economic value: $15,104,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receiver circuit with automatic DC offset cancellation in display port applicati2025
Methods and systems for controlling frequency and phase variations for PLL refer2024
Methods and systems for controlling frequency variation for a PLL reference cloc2024
Aluminum-chalcogen batteries with alkali halide molten salt electrolytes2022
Method and process of producing ammonia from methane hydrate2021
Device having at least one subset of stripline sections on opposite sides of an 2021
Interstage matching network2020
Compensation device for transistors2020
On die jitter tolerance test2015
Active auxiliary channel buffering2015
On die jitter tolerance test2014
On die low power high accuracy reference clock generation2013