Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory erase verification systems and methods

Flash memory erase verification systems and methods

US Patent 7187586 · Granted Mar 6, 2007

Estimated economic value: $2,322,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Slew rate control for multiple voltage domains2016
Voltage level translator2015
Dual-port SRAM with bit line clamping2015
Voltage discharge circuit having divided discharge current2013
Dual-port SRAM with bit line clamping2013
Bitline floating circuit for memory power reduction2013
Flexible memory architectures for programmable logic devices2011
Power management for integrated circuits such as programmable logic devices2010
Programmable logic devices with custom identification systems and methods2010
Power management systems and methods for programmable logic devices2009
Programmable logic devices with user non-volatile memory2009
Programmable logic devices with custom identification systems and methods2009