Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electronic memory apparatus, and method for deactivating redundant bit lines or word lines

Electronic memory apparatus, and method for deactivating redundant bit lines or word lines

US Patent 7184335 · Granted Feb 27, 2007

Estimated economic value: $312,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for testing semiconductor dies2018
Method for testing semiconductor dies and a test apparatus2016
Data processing circuit apparatus having a data transmission unit of redundant d2008
Testing memory units in a digital circuit2008
Monitoring device for monitoring internal signals during initialization of an el2008
Electronic circuit apparatus and method for stacking electronic circuit units2008
Electronic circuit apparatus and method for stacking electronic circuit units2008
Integrated memory and method for testing the memory2007
Integrated memory and method for testing the memory2007
Memory device with multistage sense amplifier2007
Memory device with multistage sense amplifier2007
Test system and method for testing a circuit2007