Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic and routing blocks with dedicated lines

Programmable logic and routing blocks with dedicated lines

US Patent 7176717 · Granted Feb 13, 2007

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware acceleration of machine learning designs2025
Instruction set architecture for data processing array control2025
Scalable acceleration of reentrant compute operations2024
Parallel compute offload to database accelerator2024
Software defined neural network layer pipelining2024
Reconfigurable neural engine with extensible instruction set architecture2024
Static block scheduling in massively parallel software defined hardware systems2024
Multi-host direct memory access system for integrated circuits2023
Machine learning runtime library for neural network acceleration2023
Multi-layer neural network processing by a neural network accelerator using host2023
Neural network processing system having host controlled kernel acclerators2023
Regular expression processor and parallel processing architecture2022