Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Targeted optimization of buffer-tree logic

Targeted optimization of buffer-tree logic

US Patent 7168057 · Granted Jan 23, 2007

Estimated economic value: $10,875,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Book production system, method and program storage medium2015
Task-based multi-process design synthesis2014
Task-based multi-process design synthesis2014
Accuracy pin-slew mode for gate delay calculation2013
Methods and apparatus for boolean equivalency checking in the presence of voting2013
Task-based multi-process design synthesis2013
Task-based multi-process design synthesis2013
Task-based multi-process design synthesis with notification of transform signatu2013
Task-based multi-process design synthesis with reproducible transforms2012
Method and system for designing an electronic circuit2011
e-Business on-demand for design automation tools2009
Methods and apparatus for Boolean equivalency checking in the presence of voting2009