Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › VLSI fabrication processes for introducing pores into dielectric materials

VLSI fabrication processes for introducing pores into dielectric materials

US Patent 7166531 · Granted Jan 23, 2007

Estimated economic value: $27,336,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tungsten feature fill with nucleation inhibition2025
Systems and methods for homogenous intermixing of precursors in alloy atomic lay2025
Recommendation with neighbor-aware hyperbolic embedding2025
Light emitting diode device containing a positive photoresist insulating spacer 2025
Feature fill with nucleation inhibition2024
Systems and methods for homogenous intermixing of precursors in alloy atomic lay2023
Light emitting diode device containing a positive photoresist insulating spacer 2023
Metal-containing passivation for high aspect ratio etch2023
Predicting etch characteristics in thermal etching and atomic layer etching2022
Recommender system using bayesian graph convolution networks2022
Light emitting diode device containing a positive photoresist insulating spacer 2022
Tungsten feature fill with nucleation inhibition2022