Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structures for reduced parasitic capacitance in integrated circuit metallizations

Method and structures for reduced parasitic capacitance in integrated circuit metallizations

US Patent 7160795 · Granted Jan 9, 2007

Estimated economic value: $1,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus with voltage protection mechanism2025
Data processing orchestrator utilizing semantic type inference and privacy prese2025
Comparison operations in memory2025
Repair techniques for coupled memory dies2025
Multi-layer inductor2025
Apparatuses and methods for parallel writing to multiple memory device structure2025
Protected regions management of memory2025
Memory module multiple port buffer techniques2025
Memory device interface and method2025
Memory having internal processors and data communication methods in memory2025
Memory device interface and method2025
Memory with parallel main and test interfaces2025