Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for providing a redundant memory array in a semiconductor memory integrated circuit

System and method for providing a redundant memory array in a semiconductor memory integrated circuit

US Patent 7158425 · Granted Jan 2, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM sense amplifier architecture with reduced power consumption and related met2025
Data storage device in a key-value storage architecture with data compression, a2022
Data storage system in a key-value storage architecture with data compression, a2022
Method for making a semiconductor device including threshold voltage measurement2019
Semiconductor device including threshold voltage measurement circuitry2018
Dram architecture to reduce row activation circuitry power and peripheral leakag2018
Integrated circuit devices and methods2018
Integrated circuit devices and methods2017
Transistor array structure2016
Dynamic random access memory (DRAM) with low variation transistor peripheral cir2016
Integrated circuit devices and methods2016
High utilization multi-partitioned serial memory2016