Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device with data input/output organization in multiples of nine bits

Semiconductor memory device with data input/output organization in multiples of nine bits

US Patent 7151710 · Granted Dec 19, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of operating memory for having high reliability and memory of implementin2025
Method of restoring data and memory of performing the same2025
Semiconductor chip for sensing temperature and semiconductor system including th2021
Semiconductor memory device, memory system, and method using bus-invert encoding2019
Stacked memory device, optical proximity correction (OPC) verifying method, meth2019
Method and system for verifying layout of integrated circuit including vertical 2018
Semiconductor chip for sensing temperature and semiconductor system including th2018
Memory chip, memory system, and method of accessing the memory chip2018
Memory chip, memory system, and method of accessing the memory chip2017
Representation management on an electronic device2017
Memory devices that perform masked write operations and methods of operating the2017
Semiconductor package including multiple chips and separate groups of leads2016