{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Differential clocking scheme in an integrated circuit having digital multiplexers", "item": "https://www.patentleaderboard.com/patent/7142033"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Differential clocking scheme in an integrated circuit having digital multiplexers

Differential clocking scheme in an integrated circuit having digital multiplexers

US Patent 7142033 · Granted Nov 28, 2006

Estimated economic value: $3,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatuses for wavelength locking for optical wavelength division m2025
Methods and apparatuses for maximizing output modulation amplitude for optical w2025
Wide frequency range voltage controlled oscillators2023
Wide frequency range voltage controlled oscillators2023
Flexible wide-range and high bandwidth auxiliary clock and data recovery (CDR) c2020
Multi-port inductors and transformers for accurately predicting voltage-controll2020
Temperature-dependent phase-locked loop (PLL) reset for clock synthesizers2020
Reconfigurable fractional-N frequency generation for a phase-locked loop2020
Phase-locked loop having sampling phase detector2017
Phase-locked loop having sub-sampling phase detector2017
Voltage controlled oscillator including MuGFETS2016
Method and apparatus for powering down a dual supply current source2013