Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus device that concurrently synchronizes source synchronous data while performing error detection and correction

Bus device that concurrently synchronizes source synchronous data while performing error detection and correction

US Patent 7139965 · Granted Nov 21, 2006

Estimated economic value: $19,526,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for migrating memory segments2011
System to optimally order cycles originating from a single physical link2006
Enhancement of transaction order queue2006
Method and apparatus for ordering interconnect transactions in a computer system2006
Universal asynchronous boundary module2005
Universal asynchronous boundary module2005
Method and apparatus for ordering interconnect transactions in a computer system2005
Enhancing a PCI-X split completion transaction by aligning cachelines with an al2005
Method and system to promote arbitration priority in a buffer queue2005
Test outputs using an idle bus2004
Buffer page roll implementation for PCI-X block read transactions2004
Relaxed read completion ordering in a system using transaction order queue2003