Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancing a PCI-X split completion transaction by aligning cachelines with an allowable disconnect boundary's ending address

Enhancing a PCI-X split completion transaction by aligning cachelines with an allowable disconnect boundary's ending address

US Patent 6901467 · Granted May 31, 2005

Estimated economic value: $18,485,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method of synchronizing signals2013
Method and system for migrating memory segments2011
Bus device that concurrently synchronizes source synchronous data while performi2006
System to optimally order cycles originating from a single physical link2006
Enhancement of transaction order queue2006
Method and apparatus for ordering interconnect transactions in a computer system2006
Universal asynchronous boundary module2005
Method and apparatus for a dual mode PCI/PCI-X device2005
Method and apparatus for ordering interconnect transactions in a computer system2005
Method and system to promote arbitration priority in a buffer queue2005
Test outputs using an idle bus2004
Buffer page roll implementation for PCI-X block read transactions2004