Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable weak write test mode (PWWTM) bias generation having logic high output default mode

Programmable weak write test mode (PWWTM) bias generation having logic high output default mode

US Patent 7133319 · Granted Nov 7, 2006

Estimated economic value: $18,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic setup and hold times adjustment for memories2025
Devices and systems for flying bitline with jumper cell2025
System and method for SEU detection and correction2025
Arrangement and thermal management of 3D stacked dies2025
ECC optimization2025
SRAM power savings and write assist2024
Through-silicon via layout for multi-die integrated circuits2024
Dual read port latch array bitcell2024
Single event upset tolerant memory device2024
Split read port latch array bit cell2024
Stacked die circuit routing system and method2024
Low power cache2023