Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming an interlevel dielectric layer employing dielectric etch-back process without extra mask set

Method of forming an interlevel dielectric layer employing dielectric etch-back process without extra mask set

US Patent 7132306 · Granted Nov 7, 2006

Estimated economic value: $14,140,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge trapping split gate embedded flash memory and associated methods2018
Line-edge roughness improvement for small pitches2016
Line-edge roughness improvement for small pitches2014
Mask for forming integrated circuit2014
Semiconductor device having contact layer providing electrical connections2013
Semiconductor device with transistor local interconnects2013
Method and apparatus for reducing semiconductor package tensile stress2012
Self-aligned patterning method by using non-conformal film and etch for flash me2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2010
Self-aligned patterning method by using non-conformal film and etch back for fla2010
Method for forming integrated circuit2009