Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel processor executing an instruction specifying any location first operand register and group configuration in two dimensional register file

Parallel processor executing an instruction specifying any location first operand register and group configuration in two dimensional register file

US Patent 7130985 · Granted Oct 31, 2006

Estimated economic value: $6,985,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for stitching together multiple images2022
Apparatus and method for packing a bit stream2022
Apparatus and method for generating a Laplacian pyramid2022
Hardware optimisation for generating 360° images2021
Blending images2021
Bump stop assembly2018
Debug architecture2018
Debug architecture2018
Indirect pairing of communication devices2017
Debug architecture2017
Dual image capture processing2016
Drive strength adjustment through voltage auto-sense2016