{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Power reduction for processor front-end by caching decoded instructions", "item": "https://www.patentleaderboard.com/patent/7130966"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction for processor front-end by caching decoded instructions

Power reduction for processor front-end by caching decoded instructions

US Patent 7130966 · Granted Oct 31, 2006

Estimated economic value: $18,482,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aggregated page fault signaling and handling2022
Mechanism for saving and retrieving micro-architecture context2022
System, method, and apparatus for synchronizing sensors for signal detection2021
Mechanism for issuing requests to an accelerator from multiple threads2020
System, method, and apparatus for synchronizing sensors for signal detection2020
Apparatus and method for accelerating operations in a processor which uses share2019
Aggregated page fault signaling and handling2019
Mechanism for saving and retrieving micro-architecture context2019
Migrating tasks between asymmetric computing elements of a multi-core processor2019
Instructions and logic to perform mask load and store operations as sequential o2018
Context switching mechanism for a processor having a general purpose core and a 2018
Apparatus and method for accelerating operations in a processor which uses share2018