Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for out of order memory scheduling

Method and apparatus for out of order memory scheduling

US Patent 7127574 · Granted Oct 24, 2006

Estimated economic value: $13,658,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for memory resource control using memory resource partitioning and mo2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Bipolar selector with independently tunable threshold voltages2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Component die validation built-in self-test (VBIST) engine2025
Thermal management in horizontally or vertically stacked dies2025
Memory error detection and correction2025
Integrated error correction code (ECC) and parity protection in memory control c2025
Address-range memory mirroring in a computer system, and related methods2024
Extending functionality of memory controllers in a processor-based device2024
Direct bonding in microelectronic assemblies2024
Parity protected memory blocks merged with error correction code (ECC) protected2024