Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coherency techniques for suspending execution of a thread until a specified memory access occurs

Coherency techniques for suspending execution of a thread until a specified memory access occurs

US Patent 7127561 · Granted Oct 24, 2006

Estimated economic value: $13,658,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning accelerator mechanism2025
Technologies for increasing link efficiency2025
Machine learning sparse computation mechanism for arbitrary neural networks, ari2025
Secure direct peer-to-peer memory access requests between devices2025
Independently controlled DMA and CPU access to a shared memory region2025
System for address mapping and translation protection2025
Systems, methods, and apparatuses for heterogeneous computing2024
User timer directly programmed by application2024
System, apparatus and method for accessing multiple address spaces via a data mo2024
Machine learning accelerator mechanism2024
Methods, apparatus, and instructions for user-level thread suspension2024
Machine learning sparse computation mechanism for arbitrary neural networks, ari2024