Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support

Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression support

US Patent 7126217 · Granted Oct 24, 2006

Estimated economic value: $20,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor package having etched foil capacitor integrated into leadframe2016
Semiconductor package having etched foil capacitor integrated into leadframe2015
Semiconductor package having etched foil capacitor integrated into leadframe2015
Coaxial four-point probe for low resistance measurements2015
Process of making a stacked semiconductor package having a clip2014
IC device having low resistance TSV comprising ground connection2013
Packaging method involving rearrangement of dice2013
IC device having low resistance TSV comprising ground connection2013
Packaging method involving rearrangement of dice2013
Stacked die assemblies including TSV die2012
IC device having low resistance TSV comprising ground connection2012
Coaxial four-point probe for low resistance measurements2012