Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transfer of cache lines on-chip between processing cores in a multi-core system

Transfer of cache lines on-chip between processing cores in a multi-core system

US Patent 7120755 · Granted Oct 10, 2006

Estimated economic value: $14,351,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining an error handling mode2025
Interconnected ring network in a multi-processor system2019
Apparatus and method for avoiding conflicting entries in a storage structure2018
Method and apparatus to use hardware alias detection and management in a virtual2018
Method and apparatus for use of a preload instruction to improve efficiency of c2018
Instruction and logic for machine checking communication2017
Managing aliasing in a virtually indexed physically tagged cache2017
Parallel deflate decoding method and apparatus2017
Method and apparatus for sharing instruction scheduling resources among a plural2017
Error framework for a microprocesor and system2016
Technology abstraction layer2016
Interconnected ring network in a multi-processor system2016