Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for reducing row periphery power consumption in memory devices

System for reducing row periphery power consumption in memory devices

US Patent 7120082 · Granted Oct 10, 2006

Estimated economic value: $9,355,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sense amplifier look-through latch for FAMOS-based EPROM2022
Array power supply-based screening of static random access memory cells for bias2022
SRAM memory having subarrays with common IO block2020
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
SRAM cell having an n-well bias2020
SRAM cell with T-shaped contact2019
SRAM cell with T-shaped contact2018
Integrated circuit with low power SRAM2018
Array power supply-based screening of static random access memory cells for bias2017
Array power supply-based screening of static random access memory cells for bias2017
SRAM with buffered-read bit cells and its testing2016