Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for elimination of pitting on silicon substrate during gate stack etch using material in a non-annealed state

Technique for elimination of pitting on silicon substrate during gate stack etch using material in a non-annealed state

US Patent 7115492 · Granted Oct 3, 2006

Estimated economic value: $1,273,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fine control gas valve2017
Silicided recessed silicon2015
Fine control gas valve2014
Methods for reoxidizing an oxide and for fabricating semiconductor devices2014
Semiconductor devices structures including an isolation structure2014
Structures including an at least partially reoxidized oxide material2013
Methods of forming glass on a substrate2013
Transistor gate forming methods and transistor structures2013
Methods for forming isolation structures for semiconductor devices2012
Method to avoid threshold voltage shift in thicker dielectric films2012
Transistor gate forming methods and integrated circuits2012
Method of forming a transistor gate of a recessed access device, method of formi2011