{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method, system, and apparatus for reducing power consumption of a memory", "item": "https://www.patentleaderboard.com/patent/7103730"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system, and apparatus for reducing power consumption of a memory

Method, system, and apparatus for reducing power consumption of a memory

US Patent 7103730 · Granted Sep 5, 2006

Estimated economic value: $13,820,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Isochronous agent data pinning in a multi-level memory system2017
Optimized memory addressing2009
Image rendering2008
Method and apparatus for synchronizing processing of multiple asynchronous clien2008
Optimized memory addressing2007
Apparatus, method and system with a graphics-rendering engine having a graphics 2007
Apparatus, method and system with a graphics-rendering engine having a time allo2007
Efficient management of memory access requests from a video data stream2006
Memory arbiter with intelligent page gathering logic2006
Memory arbiter with grace and ceiling periods and intelligent page gathering log2006
Dual memory channel interleaving for graphics and video2006
Dual memory channel interleaving for graphics and video2006