{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Charge sharing reduction by applying intrinsic parallelism in complex dynamic domino type CMOS gates", "item": "https://www.patentleaderboard.com/patent/7095252"}]}

Home › Charge sharing reduction by applying intrinsic parallelism in complex dynamic domino type CMOS gates

Charge sharing reduction by applying intrinsic parallelism in complex dynamic domino type CMOS gates

US Patent 7095252 · Granted Aug 22, 2006

Estimated economic value: $7,514,000 ⓘ

Assignee

IBM

Inventors

Michael A. Haase (156 patents)
Wilhelm Haller (34 patents)
Rolf Sautter (45 patents)
Christoph Wandel (8 patents)

View full patent text on Google Patents →