Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test buffer design and interface mechanism for differential receiver AC/DC boundary scan test

Test buffer design and interface mechanism for differential receiver AC/DC boundary scan test

US Patent 7089463 · Granted Aug 8, 2006

Estimated economic value: $42,490,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wire rod for welding rods and method for manufacturing same2025
RF cavity filter using elastic element and method for manufacturing the same2019
RF filter for improving PIMD performance2018
Cavity filter2016
Method and apparatus for fault injection2016
Layout library of flip-flop circuit2014
Method of testing functioning of a semiconductor device2014
Apparatus and system for implementing variable speed scan testing2013
Methods for implementing variable speed scan testing2013
Single event upset test circuit and methodology2010
Programmable in-situ delay fault test clock generator2009
Test buffer design and interface mechanism for differential receiver AC/DC bound2009